blob: 5163846c47eebfd22deb5835472a0fc91a4d2816 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
#define ISR(INTER, ...) void generated_interrupt_##INTER()
inline void cli() {}
inline void sei() {}
#define stub_run_timers() \
{ \
if (TCNT0 == OCR0A) { \
generated_interrupt_TIM0_COMPA_vect(); \
TCNT0 = 0; \
} else { \
TCNT0++; \
} \
if (TCNT1 == OCR1A) { \
generated_interrupt_TIM1_COMPA_vect(); \
TCNT1 = 0; \
} else { \
TCNT1++; \
} \
}
|